









FX CONTROL – 2nd FX–control FFC (SPI + mode/order/enable) –> DAC8565 #2 makes CV_CUTOFF/CV_RES (+2 spare FX CVs); digital selects pass through

CONTROL/DAC – SPI + CS_DAC2 + CS_EXP from the root’s one 10–pin control FFC; this DAC + the MCP expander share that SPI bus.
DAC decoupling




MCP23S17 expander – SPI2 + CS_EXP –> 16 GPIO fan–out for all FX/filter digital selects (frees the FFC from per–line GPIO). Runs at +3V3.



outputs to filter/FX: CV_CUTOFF, CV_RES (–> SVF), CV_FX1/CV_FX2 (–> future phaser/chorus/tremolo); MODE_A/B, ORDER_SEL, FX_EN1/2 digital.

Knobs/switches live on the controller board; STM32 reads them, drives this DAC over SPI and sets the digital lines.




ANALOG FILTER / CV (stereo) - SPI in (10-pin FFC) -> DAC8565 makes CVs -> per-channel LM13700 VCF/VCA; CD4053 selects analog or FPGA-digital


CONTROL/DAC - one 10-pin control FFC (root) feeds this DAC (CS_DAC1) + the FX DAC + MCP over ONE shared SPI bus; MODE_SEL from the expander

TOGGLE - CD4053: MODE_SEL selects analog (VCA_x_OUT) vs bypass (FILT_x_IN) for BOTH L and R


CV SUMMER - DAC CV_CUTOFF + CV_MOD summed by U5 -> VCUTOFF (drives both L and R VCFs); knob lives on the control board




VCF+VCA L - LM13700 OTA lowpass then OTA VCA (NOTE: OTA/labc topology - verify vs datasheet)




VCF+VCA R - LM13700 OTA lowpass then OTA VCA (NOTE: OTA/labc topology - verify vs datasheet)



DECOUPLING 100nF/IC (U4/U8/U5/U6 rails +5V/-5V ; U7 DAC +5V)




FILT_x_IN / FILT_x_OUT are the hierarchical pins shared with the root (front-end) sheet. Power rails (+5V/-5V/GND) are global.






Sheet: /ANALOG_FILTER_CV/ File: ANALOG_FILTER_CV.kicad_sch		
Title:		
Size: A3	Date:	Rev:
KiCad E.D.A. 10.0.6		Id: 5/9

MASTER FILTER (stereo) - VC state-variable filter 2=pole; LP/HP/BP/notch; CV cutoff + CV resonance; mode-select mux

CHANNEL L



CHANNEL R



DECOUPLING - 100nF at each IC's supply pins (+5V and -5V)

NOTE: OTA VC=SVF + OTA resonance VCA - prototype/verify levels, labc, buffer bias vs LM13700 datasheet before fab. ORDER_SEL reserved for the 2/4=pole cascade.

Sheet: /MASTER_FILTER/ File: MASTER_FILTER.kicad_sch		
Title:		
Size: A3	Date:	Rev:
KiCad E.D.A. 10.0.6		Id: 6/9

